View DG409_3298200.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

document number: 70062 www.vishay.com s10-1474-rev. i, 05-jul-10 1 8-ch/dual 4-ch high-performance cmos analog multiplexers dg408, DG409 vishay siliconix description the dg408 is an 8 channel single-ended analog multiplexer designed to connect one of eight inputs to a common output as determined by a 3-bit binary address (a 0 , a 1 , a 2 ). the DG409 is a dual 4 channel differential analog multiplexer designed to connect one of four differential inputs to a common dual output as determined by its 2-bit binary address (a 0 , a 1 ). break-before-make switching action protects against momentary crosstalk between adjacent channels. an on channel conducts current equally well in both directions. in the off state each channel blocks voltages up to the power supply rails. an en able (en) function allows the user to reset the multiplexer/demu ltiplexer to all switches off for stacking several devices. all control inputs, address (a x ) and enable (en) are ttl compatible over the full specified operating temperature range. applications for the dg408, DG409 include high speed data acquisition, audio signal switching and routing, ate systems, and avionics. high performance and low power dissipation make them ideal for battery operated and remote instrumentation applications. designed in the 44 v silic on-gate cmos process, the absolute maximum voltage rati ng is extended to 44 v. additionally, single supply op eration is also allowed. an epitaxial layer prevents latchup. for additional information please see technical article ta201. features ? low on-resistance - r ds(on) : 100 ? ? low charge injection - q: 20 pc ? fast transition time - t trans : 160 ns ? low power - i supply : 10 a ? single supply capability ? 44 v supply max. rating ? ttl compatible logic ? compliant to rohs directive 2002/95/ec benefits ? reduced switching errors ? reduced glitching ? improved data throughput ? reduced power consumption ? increased ruggedness ? wide supply ranges ( 5 v to 20 v) applications ? data acquisition systems ? audio signal routing ? ate systems ? battery powered systems ? high rel systems ? single supply systems ? medical instrumentation functional block diagram and pin configuration s 3 a 0 s 6 d s 4 a 1 s 8 s 7 en dual-in-line, soic and tssop a 2 v- gnd s 1 v+ s 2 s 5 decoders/drivers 1 2 3 4 5 6 7 16 15 14 13 12 11 10 top view 89 dg408 dual-in-line, soic and tssop 9 a 0 d a a 1 d b en gnd v- v+ s 1a s 1b s 2a s 2b s 3a s 3b s 4a s 4b decoders/drivers 1 2 3 4 5 6 7 16 15 14 13 12 11 10 top view 8 DG409 * pb containing terminations are not rohs compliant, exemptions may apply
www.vishay.com document number: 70062 2 s10-1474-rev. i, 05-jul-10 dg408, DG409 vishay siliconix notes ?logic "0" = v al ? 0.8 v ?logic "1" = v ah ? 2.4 v ?x = do not care truth table (dg408) a 2 a 1 a 0 en on switch xxx0none 0001 1 0011 2 0101 3 0111 4 1001 5 1011 6 1101 7 1111 8 truth table (DG409) a 1 a 0 en on switch xx0none 0011 0112 1013 1114 ordering information - commercial part configuration temp. range package ordering part number dg408 4:1 x 2 - 40 c to 85 c 16-pin plastic dip dg408dj dg408dj-e3 16-pin soic dg408dy dg408dy-e3 dg408dy-t1 dg408dy-t1-e3 16-pin tssop dg408dq dg408dq-e3 dg408dq-t1 dg408dq-t1-e3 DG409 8:1 x 1 - 40 c to 85 c 16-pin plastic dip DG409dj DG409dj-e3 16-pin soic DG409dy DG409dy-e3 DG409dy-t1 DG409dy-t1-e3 16-pin tssop DG409dq DG409dq-e3 DG409dq-t1 DG409dq-t1-e3
document number: 70062 www.vishay.com s10-1474-rev. i, 05-jul-10 3 dg408, DG409 vishay siliconix note ? block diagram and pi n configuration for fl at-pack 16 not shown. notes a. signals on s x , d x or in x exceeding v+ or v- will be clampe d by internal diodes. limit forward diode current to maximum current ratings. b. all leads soldered or welded to pc board. c. derate 6 mw/c above 75 c. d. derate 7.6 mw/c above 75 c. e. derate 12 mw/c above 75 c. f. derate 10 mw/c above 75 c. ordering information - hi-rel part configuration temp. range package ordering part generic dscc number dg408 4:1 x 2 - 55 c to 125 c 16-pin cerdip dg408ak dg408ak - dg408ak-e3 dg408ak-e3 - 9204201ea dg408ak/883 5962-9204201mea lcc-20 92042012a dg408az/883 5962-9204201m2a 92042012c 5962-9204201m2c flat-pack 16 9204201xa dg408al/883 5962-9204201mxa 9204201xc 5962-9204201mxc DG409 8:1 x 1 - 55 c to 125 c 16-pin cerdip DG409ak DG409ak - DG409ak-e3 DG409ak-e3 - 9204202ea DG409ak/883 5962-9204202mea lcc-20 92042022a DG409az/883 5962-9204202m2a 92042022c 5962-9204202m2c flat-pack 16 9204202xa DG409al/883 5962-9204202mxa 9204202xc 5962-9204202mxc absolute maximum ratings parameter limit unit voltages referenced to v- v+ 44 v gnd 25 digital inputs a , v s , v d (v-) - 2 to (v+) + 2 or 20 ma, whichever occurs first current (any terminal) 30 ma peak current, s or d (pulsed at 1 ms, 10 % duty cycle max.) 100 storage temperature (a suffix) - 65 to 150 c (dj, dy suffix) - 65 to 125 power dissipation (package) b 16-pin plastic dip c 450 mw 16-pin narrow soic and tssop d 600 16-pin cerdip e 900 lcc-20 f 750
www.vishay.com document number: 70062 4 s10-1474-rev. i, 05-jul-10 dg408, DG409 vishay siliconix specifications a parameter symbol test conditions unless otherwise specified temp. b typ. c a suffix - 55 c to 125 c d suffix - 40 c to 85 c unit v+ = 15 v, v- = - 15 v min. d max. d min. d max. d v al = 0.8 v, v ah = 2.4 v f analog switch analog signal range e v analog full - - 15 15 - 15 15 v drain-source on-resistance r ds(on) v d = 10 v, i s = - 10 ma room 40 - 100 - 100 ? full - - 125 - 125 r ds(on) matching between channels g ? r ds(on) v d = 10 v room - - 15 - 15 source off leakage current i s(off) v s = 10 v, v d = 10 v, v en = 0 v room - - 0.5 0.5 - 0.5 0.5 na full - - 50 50 - 5 5 dg408 drain off leakage current i d(off) v d = 10 v, v s = 10 v, v en = 0 v room-- 11- 11 dg408 full - - 100 100 - 20 20 DG409 room - - 1 1 - 1 1 DG409 full - - 50 50 - 10 10 dg408 drain on leakage current i d(on) v s = v d = 10 v sequence each switch on room-- 11- 11 dg408 full - - 100 100 - 20 20 DG409 room - - 1 1 - 1 1 DG409 full - - 50 50 - 10 10 digital control logic high input voltage v inh full - 2.4 - 2.4 - v logic low input voltage v inl full - - 0.8 - 0.8 logic high input current i ah v a = 2.4 v, 15 v full - - 10 10 - 10 10 a logic low input current i al v en = 0 v, 2.4 v, v a = 0 v full - - 10 10 - 10 10 logic input capacitance c in f = 1 mhz room8----pf dynamic characteristics tran sition time t trans see figure 2 full 160 - 250 - 250 ns break-before-make interval t open see figure 4 room - 10 - 10 - enable turn-on time t on(en) see figure 3 room 115 - 150 - 150 full - - 225 - - enable turn-off time t off(en) room 105 - 150 - 150 charge injection q c l = 10 nf, v s = 0 v room20----pc off isolation h oirr v en = 0 v, r l = 1 k ? , f = 1 mhz room- 75---- pf source off capacitance c s(off) v en = 0 v, v s = 0 v, f = 1 mhz room3---- dg408 drain off capacitance c d(off) v en = 0 v, v d = 0 v, f = 1 mhz room26---- DG409 room 14 ---- dg408 drain on capacitance c d(on) room37---- DG409 room 25 ---- power supplies positive supply current i+ v en = v a = 0 v or 5 v full 10 - 75 - 75 a negative supply current i- full 1 - 75 - - 75 - positive supply current i+ v en = v a = 0 v or 5 v room 0.2 - 0.5 - 0.5 ma full - - 2 - 2 negative supply current i- full - - 500 - - 500 - a
document number: 70062 www.vishay.com s10-1474-rev. i, 05-jul-10 5 dg408, DG409 vishay siliconix notes a. refer to process option flowchart. b. room = 25 c, full = as determined by the operating temperature suffix. c. typical values are for design aid only, not guaranteed nor subject to production testing. d. the algebraic convention whereby the most negative value is a mi nimum and the most positive a ma ximum, is used in this datash eet. e. guaranteed by desi gn, not subject to production test. f. v in = input voltage to pe rform proper function. g. ? r ds(on) = r ds(on) max. - r ds(on) min. h. worst case isolation occu rs on channel 4 due to pr oximity to the drain pin. stresses beyond those listed under absolute maximum ratings may cause permanent dama ge to the device. these are stress rating s only, and functional operation of the device at these or any other condit ions beyond those indicated in the operatio nal sections of the specifications is not implied. exposure to absolute maximum rating conditions for extended pe riods may affect device reliability. specifications a (single supply) parameter symbol test conditions unless otherwise specified temp. b typ. c a suffix - 55 c to 125 c d suffix - 40 c to 85 c unit v+ = 12 v, v- = 0 v min. d max. d min. d max. d v al = 0.8 v, v ah = 2.4 v f analog switch drain-source on-resistance e, f r ds(on) v d = 3 v, 10 v, i s = - 1 ma room90---- ? dynamic characteristics switching time of multiplexer e t trans v s1 = 8 v, v s8 = 0 v, v in = 2.4 v room 180 - - - - ns enable turn-on time e t on(en) v inh = 2.4 v, v inl = 0 v, v s1 = 5 v room 180 - - - - enable turn-off time e t off(en) room 120 - - - - charge injection e qc l = 1 nf, v s = 0 v, r s = 0room5----pc
www.vishay.com document number: 70062 6 s10-1474-rev. i, 05-jul-10 dg408, DG409 vishay siliconix typical characteristics (25 c, unless otherwise noted) source/drain capacitance vs. analog voltage drain leakage current vs. source/drain voltage input switching threshold vs. supply voltage drain leak age current vs. source/drain voltage (single 12 v supply) source le akage current vs. source voltage negative supply current vs. switching frequency (pf) c s, d v an al o g - analog voltage (v) 0 15 - 15 0 20 40 80 60 v+ = 15 v v- = - 15 v c d( of f) c s( o f f ) - 10 - 5 5 1 0 c d( on) dg408 i d( on) , i d( of f) (pa) i d v d or v s - drain or source v oltage (v) 0 15 - 15 - 140 - 60 20 100 60 - 20 - 100 v+ = 15 v v- = - 15 v v s = - v d for i d(off) v d = v s ( open) for i d( on) DG409 i d( of f) - 10 - 5 5 1 0 DG409 i d( on) (v) th v + v supply (v) 12 20 48 16 0.0 0.5 2.0 1.5 1.0 v an al o g - analog voltage (v) (pa) i d 12 0 10 6 2 4 8 - 60 - 40 - 20 60 40 0 20 dg408 i d( of f) DG409 i d( of f) DG409 i d( on) dg408 i d( on) v s = 0 v for i d( of f) v s = v d for i d( on) v s - source v oltage (v) 0 15 - 15 - 10 0 10 20 15 5 - 5 v+ = 15 v v- = - 15 v v+ = 12 v v- = 0 v - 10 - 5 5 1 0 i s(off) (pa) switching frequency (hz) 10k 10m 1 0 0 1k 100k 1m v su ppl y = 15 v - 100 ma - 1 ma - 100 a - 10 a - 1 a - 0.1 a - 10 ma v en = 2.4 v v en = 0 v or 5 v i-
document number: 70062 www.vishay.com s10-1474-rev. i, 05-jul-10 7 dg408, DG409 vishay siliconix typical characteristics (25 c, unless otherwise noted) positive supply current vs. switching frequency positive supply current vs. temperature (dg408) r ds(on) vs. v d and supply i supply vs. temperature charge injection vs. analog voltage r ds(on) vs. v d and supply (single supply) switching frequency (hz) 10k 10m 1 0 0 1k 100k 1 m v su ppl y = 15 v 100 ma 10 ma 1 ma 100 a 10 a v en = 2.4 v v en = 0 v or 5 v i+ i+ (a) temperature (c) 5 15 20 10 125 - 55 85 45 5 0 v+ = 15 v v- = - 15 v v in = 0 v v en = 0 v - 35 - 15 25 65 105 r ds(on) ( ? ) v d - drain v oltage (v) 0 40 100 60 80 120 20 - 20 - 12 - 8 - 4 0 4 8 1 2 1 6 2 0 - 16 5 v 8 v 10 v 12 v 20 v 15 v i+, i- temperature (c) 125 - 55 85 45 5 v su ppl y = 15 v v a = 0 v v en = 0 v i+ - (i-) 100 a 1 a 100 na 10 na 1 na 100 pa 10 pa 10 a - 35 - 15 25 65 105 q (pc) v s - source v oltage (v) - 10 30 50 90 70 40 0 80 60 20 10 0 15 - 15 - 10 - 5 5 1 0 v+ = 15 v v- = - 15 v v+ = 12 v v- = 0 v c l = 10 000 pf v in = 5 vp-p v d - drain voltage (v) 22 0 0 40 100 60 140 160 80 120 20 4 8 12 16 20 v+ = 7.5 v 10 v 12 v 15 v 20 v 22 v v- = 0 v r ds(on) ( ? )
www.vishay.com document number: 70062 8 s10-1474-rev. i, 05-jul-10 dg408, DG409 vishay siliconix typical characteristics (25 c, unless otherwise noted) r ds(on) vs. v d and temperature off isolation and crosstalk vs. frequency switching time vs. bipolar supply r ds(on) vs. v d and temperature (single supply) insertion loss vs. frequency switching time vs. single supply r ds(on) ( ? ) v d - drain voltage (v) 0 15 - 15 0 40 60 80 50 10 70 30 20 v+ = 15 v v- = - 15 v 125 c 85 c 25 c - 55 c - 10 - 5 5 1 0 - 40 c 0 c (db) f - frequency (hz) 10k 10m - 30 - 70 - 90 - 50 1 0 0 1k 100k 1m - 110 100m - 130 - 150 v+ = 15 v v- = - 15 v r l = 1 k ? of f-isolation crosstalk t (ns) v su ppl y (v) 10 12 14 16 18 20 22 60 80 100 120 140 t off(en) t on(en) t trans r ds(on) ( ? ) v d - drain voltage (v) 12 8 4 0 10 30 50 70 90 110 130 v+ = 12 v v- = 0 v - 55 c - 40 c 0 c 125 c 85 c 25 c 26 1 0 l oss (db) f - frequency (hz) 10m - 5 - 2 1 - 1 0 - 4 - 3 - 6 v+ = 15 v v- = - 15 v ref. 1 v rms r l = 50 ? r l = 1 k ? 1 0 1 0 0 1k 10k 100k 1 m 100m t (ns) v supply (v) 15 8 100 150 225 175 200 250 125 91214 13 11 10 275 t trans t off(en) t on(en)
document number: 70062 www.vishay.com s10-1474-rev. i, 05-jul-10 9 dg408, DG409 vishay siliconix schematic diagram (typical channel) fig. 1 test circuits fig. 2 - transition time en a 0 s 1 d v+ s n v- decode/ drive level shift v- v+ v ref a x gnd v+ a 1 a 0 a 2 a 1 a 0 + 15 v - 15 v en v+ v- gnd d 35 pf v o s 1 s 2 - s 7 s 8 50 ? 300 ? 10 v 10 v + 15 v - 15 v en v+ v- gnd 35 pf v o s 1 s 1a - s 4a , d a s 4b 50 ? 300 ? 10 v 10 v d b logic input switch output v s8 v o t trans t r < 20 ns t f < 20 ns s 8 on s 1 on t trans 0 v v s1 50 % 90 % 90 % 3 v 0 v dg408 DG409
www.vishay.com document number: 70062 10 s10-1474-rev. i, 05-jul-10 dg408, DG409 vishay siliconix test circuits fig. 3 - enable switching time fig. 4 - break-before-make interval logic input switch output v o t r < 20 ns t f < 20 ns 3 v 0 v 0 v t off(en) t on(en) 50 % 90 % 10 % v o en s 1 s 2 - s 8 a 0 a 1 a 2 50 ? 1 k ? v o v+ gnd v- d - 5 v 35 pf - 15 v + 15 v s 1b s 1a - s 4a , d a s 2b - s 4b d b en a 0 a 1 50 ? 1 k ? v o v+ gnd v- - 5 v 35 pf - 15 v + 15 v dg408 DG409 50 % 80 % logic input switch output v o v s t open t r < 20 ns t f < 20 ns 0 v 3 v 0 v en v+ gnd v- + 5 v 35 pf - 15 v + 15 v + 2.4 v a 2 d b , d all s and d a 300 ? v o 50 ? a 1 a 0 dg408 DG409
document number: 70062 www.vishay.com s10-1474-rev. i, 05-jul-10 11 dg408, DG409 vishay siliconix test circuits fig. 5 - charge injection fig. 6 - off isolation fig. 8 - insertion loss fig. 7 - crosstalk fig. 9 - source drain capacitance a 0 en a 1 a 2 v o v+ gnd v- d - 15 v + 15 v r g s x c l 10 nf channel select 3 v 0 v off on logic input switch output ? v o ? v o is the measured voltage due to charge transfer error q, when the channel turns off. q = c l x ? v o off r l 1 k ? v o v+ gnd v- - 15 v + 15 v a 2 d a 1 a 0 s 8 s x v s en r g = 50 ? off isolation = 20 log v out v in v in r l 1 k ? a 2 v o d r g = 50 ? insertion loss = 20 log v out a 1 v in a 0 v s s 1 v+ gnd v- - 15 v + 15 v en r l 1 k ? v o v+ gnd v- - 15 v + 15 v a 2 d a 1 a 0 s 8 s x v s en r g = 50 ? crosstalk = 20 log v out v in v in s 1 f = 1 mhz s 1 d en + 15 v - 15 v gnd v+ v- meter hp4192a impedance analyzer or equivalent s 8 a 1 a 2 a 0 channel select
www.vishay.com document number: 70062 12 s10-1474-rev. i, 05-jul-10 dg408, DG409 vishay siliconix application hints overvoltage protection a very convenient form of over voltage protection consists of adding two small signal diodes (1n4148, 1n914 type) in series with the supply pins (see figure 10). this arrangement effectively blocks the flow of reverse currents. it also floats the supply pin above or below the normal v+ or v- value. in this case the overvoltage signal actually becomes the power supply of the ic. from the poin t of view of the chip, nothing has changed, as long as the difference vs - (v-) does not exceed + 44 v. the addition of these diodes will reduce the analog signal range to 1 v below v+ and 1 v above v-, but it preserves the low channel resistance and low leakage characteristics. fig. 10 - overvoltage protection using blocking diodes fig. 11 vishay siliconix maintains worldwide manufa cturing capability. products may be manufactured at one of several qualified locatio ns. reliability data for silicon technology and package reliability represent a composite of all qu alified locations. for related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?70062 . 1n4148 dg408 d v- v+ 1n4148 s x v g en a 0 a 1 + 15 v (mux on-off control) analog inputs (outputs) clock in nc enable in analog output (input) + 15 v - 15 v dg408 d en gnd dm7493 v+ v- nc gnd + 15 v analog inputs (outputs) analog outputs (inputs) + 15 v - 15 v DG409 gnd v+ v- differential differential clock in nc gnd + 15 v nc 6 reset enable j k clk j k clk clear clear q s 5 s 7 s 6 s 8 s 1 s 3 s 2 s 4 s 1a s 3a s 2a s 4a s 1b s 3b s 2b s 4b d a d b a 0 a 1 a 2 b in a in r 01 r 02 q b q c q d q a 1/2 mm74c73 1/2 mm74c73 q q q 8-channel sequential multiplexer/demultiplexer differential 4-channel sequential multiplexer/demultiplexer
document number: 91000 www.vishay.com revision: 18-jul-08 1 disclaimer legal disclaimer notice vishay all product specifications and data are subject to change without notice. vishay intertechnology, inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, ?vishay?), disclaim any and all liability fo r any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product. vishay disclaims any and all li ability arising out of the use or application of any product describ ed herein or of any information provided herein to the maximum extent permit ted by law. the product specifications do not expand or otherwise modify vishay?s terms and conditions of purcha se, including but not limited to the warranty expressed therein, which apply to these products. no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of vishay. the products shown herein are not designed for use in medi cal, life-saving, or life-sustaining applications unless otherwise expressly indicated. customers using or selling vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify vishay for any damages arising or resulting from such use or sale. please contact authorized vishay personnel to obtain written terms and conditions regarding products designed for such applications. product names and markings noted herein may be trademarks of their respective owners.

▲Up To Search▲

Price & Availability of DG409

	To Download DG409 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .